A 0.4 V Driving Multi-Touch Capacitive Sensor with the Driving Signal Frequency set to (n+0.5) Times the Inverse of the LCD VCOM Noise Period, IEEE 2014 ISCAS, 0, 0, – (2014)
A 5.67mW 9Gb/s DLL-based reference-less CDR with pattern-dependent clock-embedded signaling for intra-panel interface, INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS, 0, 0, – (2014)
Full-speed USB 2.0 device용 Link및 Application Layer 칩, 대한전자전기공학회 추계종합학술대회, 0, 0, – (2013)
All-digital USB 2.0 device Full-speed PHY 칩, 대한전자공학회 하계학술대회, 0, 0, – (2013)
Review A Speculative DivideandConquer Optimization Method for Large AnalogMixedSignal Circuits, Proceedings International SoC Design Conference 2023 ISOCC 2023, , 0, 139-140 (2023)
A Layout Generator of Latch FlipFlop and Shift Register for HighSpeed Links, 2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), , 0, 19-20 (2022)
A Fast Eye Size Evaluation Method for High Speed Signal, 2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), , 0, 396-397 (2022)
A Costefficient FPGAbased Embedded System for Biosensor Platform, 2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), , 0, 67-68 (2022)
A 50 Mbs Full HBC TRX with Adaptive DFE and VariableInterval 3x Oversampling CDR in 28nm CMOS Technology for A 75 cm Body Channel Moving at 075 Cyclesec, ESSCIRC 2022 IEEE 48th European Solid State Circuits Conference Proceedings, , 0, 213-216 (2022)
A 20 Gbspin 118pJb 1149um2 SingleEnded Inverterbased 4tap AdditionOnly FeedForward Equalization Transmitter with Improved Robustness to Coefficient Errors in 28nm CMOS, , , 0, - (2022)
A 20Gbspin 00024mm2 SingleEnded DECS TRX with CDRless SelfSlicingAutoDeserialization to Improve Tolerance on Duty Cycle Error and RX Supply Noise for DCCCDRless ShortReach Memory Interfaces, , , 0, - (2022)
A 143nW GlucoseMonitoring Smart Contact Lens IC with a DualMode Transmitter for WirelessPowered Backscattering and RFRadiated Transmission Using a Single Loop Antenna, A 143nW GlucoseMonitoring Smart Contact Lens IC with a DualMode Transmitter for WirelessPowered Backscattering and RFRadiated Transmission Using a Single Loop Antenna, , 0, - (2019)
A 143nW GlucoseMonitoring Smart Contact Lens IC with a DualMode Transmitter for WirelessPowered Backscattering and RFRadiated Transmission Using a Single Loop Antenna, IEEE Symposium on VLSI Circuits Digest of Technical Papers, , 0, C294-C295 (2019)
A 192pW Hybrid BandgapVth Reference with Process Dependence Compensated by a DimensionInduced SideEffect, A 192pW Hybrid BandgapVth Reference with Process Dependence Compensated by a DimensionInduced SideEffect, , 0, - (2019)
A Ruleofthumb Condition to Avoid Large HRS Current in ReRAM Crossbar Array Design, A Ruleofthumb Condition to Avoid Large HRS Current in ReRAM Crossbar Array Design, , 0, - (2018)
Experimental Verification of a Simple Intuitive and Accurate ClosedForm Transfer Function Model for Diverse HighSpeed Interconnects, Proceedings International SoC Design Conference 2018 ISOCC 2018, , 0, 239-240 (2018)
A 12Gbs ACCoupled FFE TX with Adaptive Relaxed Impedance Matching Achieving Adaptation Range of 3575Ω Z 0 and 30550Ω R RX, 2018 IEEE Asian SolidState Circuits Conference ASSCC 2018 Proceedings, , 0, 209-212 (2018)
A 12Gbs ACCoupled FFE TX With Adaptive Relaxed Impedance Matching Achieving Adaptation Range of 3575Ω Z0 and 30550Ω RRX, IEEE Asian SolidState Circuits Conference Digest of Technical Papers Digest of Technical Papers, , 0, - (2018)
A Ruleofthumb Condition to Avoid Large HRS Current in ReRAM Crossbar Array Design, Proceedings International SoC Design Conference 2018 ISOCC 2018, , 0, 17-18 (2018)
A 78Gbspin 196pJb Compact SingleEnded TRX and CDR with PhaseDifference Modulation for Highly Reflective Memory Interfaces, IEEE INTERNATIONAL SOLIDSTATE CIRCUITS CONFERENCE, , 0, - (2018)
A 78Gbspin 196pJb compact singleended TRX and CDR with phasedifference modulation for highly reflective memory interfaces, Digest of Technical Papers IEEE International SolidState Circuits Conference, , 0, 272-274 (2018)
A 166pJb 150Mbs Body Channel Communication Transceiver with Decision Feedback Equalization Improving 200x Area Efficiency, Proceedings of ACM Asia and Pacific Design Automation Conference (ASPDAC), , 0, - (2018)
A 166pJb 150Mbs bodychannel communication transceiver with decision feedback equalization improving gt200x area efficiency, Proceedings of the Asia and South Pacific Design Automation Conference ASPDAC, , 0, 311-312 (2018)
A 10GHz Multipurpose Reconfigurable Builtin SelfTest Circuit for HighSpeed Links, IEEE Asian SolidState Circuits Conference, , 0, - (2017)
A 166pJb 150Mbs Body Channel Communication Transceiver with Decision Feedback Equalization Improving 200x Area Efficiency, IEEE SYMPOSIUM ON VLSI CIRCUITS, , 0, - (2017)
An FFE TX with 38x Eye Improvement by Automatic Impedance Adaptation for Universal Compatibility With Arbitrary Channel and RX Impedances, IEEE SYMPOSIUM ON VLSI CIRCUITS, , 0, - (2017)
A Wide Range Delay Locked Loop for DDR4, , , 0, - (2017)
A CoefficientErrorRobust FFE for a Silicon Interposer Channel, , , 0, - (2017)
A 00047mm2 Highly Synthesizable TDC and DCOLess FractionalN PLL with a Seamless Lock Range of fREF to 1GHz, IEEE INTERNATIONAL SOLIDSTATE CIRCUITS CONFERENCE, , 0, - (2017)
A 93nW AllinOne Bandgap Voltage and Current Reference Circuit, IEEE INTERNATIONAL SOLIDSTATE CIRCUITS CONFERENCE, , 0, - (2017)
A Quadrature Relaxation Oscillator with a ProcessInduced FrequencyError Compensation Loop, IEEE INTERNATIONAL SOLIDSTATE CIRCUITS CONFERENCE, , 0, - (2017)
A timebased receiver with 2tap DFE for a 12Gbspin singleended transceiver of mobile DRAM interface in 08V 65nm CMOS, IEEE INTERNATIONAL SOLIDSTATE CIRCUITS CONFERENCE, , 0, - (2017)
오디오용 쵸퍼 안정화 방식을 이용한 저잡음 증폭기, 대한전자전기공학회 추계종합학술대회, , 0, - (2016)
All Synthesizable 6Gbs VoltageMode Transmitter for Serial Link, IEEE ASIAN SOLIDSTATE CIRCUITS CONFERENCE, , 0, - (2016)
An ECG Monitoring System Using Android Smart Phone, IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICSASIA (ICCEASIA), , 0, - (2016)
A LowPower LDO Circuit With A Fast Load Regulation, IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, , 0, - (2016)
All Synthesizable Transmitter Driver and Data Recovery Circuit for USB 20 Interface, IEEE INTERNATIONAL SOC DESIGN CONFERENCE, , 0, - (2016)
Fullspeed USB PHYLINK 소자와 델타모듈레이터 ADC를 이용한 안드로이드 스마트폰용 오실로스코프, , , 0, - (2016)
시리얼 링크를 위한 디지털 합성화 된 다중 위상고정루프, , , 0, - (2016)
A LowEMI FourBit FourWire SingleEnded DRAM Interface by Using A ThreeLevel Balanced Coding Scheme, IEEE SYMPOSIA ON VLSI TECHNOLOGY AND CIRCUITS, , 0, - (2016)
AllSynthesizable 5Phase PhaseLocked Loop, 18TH INTERNATIONAL CONFERENCE ON ELECTRONICS INFORMATION AND COMMUNICATION (ICEIC), , 0, - (2016)
All Synthesizable CurrentMode Transmitter Driver for Serial Link Interface, 18TH INTERNATIONAL CONFERENCE ON ELECTRONICS INFORMATION AND COMMUNICATION (ICEIC), , 0, - (2016)
A reducedsize lookuptable for ADC sampletimes of a singlechip nonuniformsampling digitalbeamformer for ultrasound medical imaging, IEEE INTERNATIONAL SOC DESIGN CONFERENCE, , 0, - (2015)
A Sample Reduction Technique by Aliasing Channel Response for Fast Equalizing Transceiver Design, IEEEACM INTERNATIONAL COMPUTERAIDED DESIGN CONFERENCE, , 0, - (2015)
An Approximate Condition to Avoid Reverse Leakage Current in ReRAM Crossbar Design, IEEE INTERNATIONAL SOC DESIGN CONFERENCE, , 0, - (2015)
A Threshold Voltage Variation Calibration Algorithm for An ISFETBased LowCost pH Sensor System, IEEE SENSORS, , 0, - (2015)
A MutualCapacitive Touch Sensor ROIC Using a PLL to Reduce LCD Noise by Synchronizing ROIC TX Clock to LCD Clock, IEEE SENSORS, , 0, - (2015)
An FPGABased Embedded System for Portable and CostEfficient Biosensing A LowCost Controller for Biomedical Diagnosis, IEEE INTERNATIONAL CIRCUITS AND SYSTEMS SYMPOSIUM, , 0, - (2015)
An Input Pole Tuned Switching Equalization Scheme for HighSpeed Serial Links, IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, , 0, - (2015)
A 35dBLinear Variable Gain Amplifier Circuit of DigitalBeamformer for Ultrasound Medical Imaging, 30TH INTERNATIONAL TECHNICAL CONFERENCE ON CIRCUITS SYSTEMS COMPUTERS AND COMMUNICATIONS (ITCCSCC), , 0, - (2015)
Highspeed USB 20 device 용 Link 및 Data Acquisition System, , , 0, - (2015)
Comprehensive Methodology for ReRAM and Selector Design Guideline of CrossPoint Array, IEEE INTERNATIONAL MEMORY WORKSHOP, , 0, - (2015)
A 29nW bandgap reference circuit, IEEE INTERNATIONAL SOLIDSTATE CIRCUITS CONFERENCE, , 0, - (2015)
EMI issues in pseudodifferential signaling for SDRAM interface, , , 0, - (2015)
A VoltageScalable 10b Pipelined ADC with Current Mode Amplifier, PROCEEDINGS OF THE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), , 0, - (2014)
A 04 V Driving MultiTouch Capacitive Sensor with the Driving Signal Frequency set to (n05) Times the Inverse of the LCD VCOM Noise Period, IEEE 2014 ISCAS, , 0, - (2014)
An analogdigitalhybrid singlechip RX beamformer with nonuniform sampling for 2DCMUT ultrasound imaging to achieve wide dynamic range of delay and small chip area, IEEE INTERNATIONAL SOLIDSTATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS, , 0, 426-427 (2014)
A 567mW 9Gbs DLLbased referenceless CDR with patterndependent clockembedded signaling for intrapanel interface, INTERNATIONAL SOLIDSTATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS, , 0, - (2014)
A coefficienterrorrobust FFE TX with 230 eyevariation improvement without calibration in 65nm CMOS technology, IEEE INTERNATIONAL SOLIDSTATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS, , 0, 50-51 (2014)
Fullspeed USB 20 device용 Link및 Application Layer 칩, 대한전자전기공학회 추계종합학술대회, , 0, - (2013)
Alldigital USB 20 device Fullspeed PHY 칩, 대한전자공학회 하계학술대회, , 0, - (2013)
RCdominant 채널의 간단한 전달함수 모델을 이용한 RCdominant 인터커넥트 길이와 손실의 Tradeoff 분석, 대한전자공학회, , 0, - (2013)
Microsecond 레벨의 지연시간을 가지는 Voltage Controlled Delay Line, 2012년도 대한전자공학회 하계학술대회 제 35권 1호, , 0, - (2012)
An analytical model of scaled RCdominant wires for highspeed wireline transceiver design, PROCEEDINGS OF INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, , 0, - (2011)
Designing Energyefficient LowDiameter Onchip Networks with Equalized Interconnects, PROCEEDINGS OF HIGH PERFORMANCE INTERCONNECTS, , 0, - (2009)
A Fractionally Spaced Linear Receive Equalizer with VoltagetoTime Conversion, IEEE INTERNATINOAL SYMPOSIUM ON VLSI CIRCUITS DIGEST OF TECHNICAL PAPERS, , 0, - (2009)
A 10Gbs Compact LowPower Serial IO with DFEIIR Equalization in 65nm CMOS, IEEE INTERNATIONAL SOLIDSTATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS, , 0, - (2009)
A 4Gbsch 356fJb 10mm Equalized Onchip Interconnect with Nonlinear ChargeInjecting Transmit Filter and Transimpedance Receiver in 90nm CMOS Technology, IEEE INTERNAL SOLIDSTATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS, , 0, - (2009)
Equalized Interconnect for Onchip Network Modeling and Optimization Framework, PROCEEDINGS OF IEEEACM INTERNATIONAL CONFERENCE ON COMPUTERAIDED DESIGN, , 0, - (2007)
PowerAdaptive Operational Amplifier with Positive Feedback SelfBiasing, PROCEEDINGS OF IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, , 0, - (2006)
아날로그 레이아웃 자동화를 위한 생성형 파운데이션 모델, , , 0, - (2025)
고속 입출력 회로 테스트 패턴을 위한 병렬화 PRBS 생성기 구현 및 검증, , , 0, - (2025)
POSTECHs Analog Layout Generation Framework, , , 0, - (2025)
Automated Generation of Parallel PRBS Generators in Verilog RTL, , , 0, - (2025)
A Parameterized Cell Design of Resistor Bank, , , 0, - (2025)
LayouttoGenerator Conversion Framework with Graphical User Interface for Analog Layout Generators, , , 0, - (2025)
A Study On Reliable HighSpeed HBC Enhanced by ECC for Wearable Neural Interfaces, Proceeding IEEE International Conference on Artificial Intelligence Circuits and Systems AICAS 2022, , 0, 110-113 (2022)
GUIEnhanced layout generation of FFE SST TXs for fast highspeed serial link design, Proceedings Design Automation Conference, , 0, - (2020)
USB20 용 Allsynthesizable 저 전력 전압모드 송신기 구동회로, 대한전자공학회 2018 정기총회 및 추계학술대회, , 0, - (2018)
안드로이드 스마트폰용 텐서플로우 모바일 라이브러리와 Bidirectional LSTM을 이용한 OnDevice 자동음성인식 어플리케이션, 안드로이드 스마트폰용 텐서플로우 모바일 라이브러리와 Bidirectional LSTM을 이용한 OnDevice 자동음성인식 어플리케이션, , 0, - (2018)
A 03to12V FrequencyScalable FractionalN ADPLLwith a Speculative DualReferenced Interpolating TDC, EEE International SolidState Circuits Conference (ISSCC), , 0, - (2018)
A LowPower Wide DynamicRange Current Readout Circuit for Biosensors, ASPDAC, , 0, - (2018)
A 93 nW AllinOne Bandgap Voltage and Current Reference Circuitusing Leakagebased PTAT Generation and DIBL Characteristic, ASPDAC, , 0, - (2018)
A Theory and Practice To Overcome 50Ω Legacy in HighSpeed Link Applications, Proceedings of ISOCC, , 0, - (2017)
An FFE TX with 38x Eye Improvement by Automatic Impedance Adaptation for Universal Compatibility with Arbitrary Channel and RX Impedances, Symp on VLSI Cir (VLSIC), , 0, - (2017)
A 166pJb 150Mbs Body Channel Communication Transceiver with Decision Feedback Equalization Improving 200 Area Efficiency, Symposium on VLSI Circuits (VLSIC), , 0, - (2017)
A CoefficientErrorRobust FFE TX with 230 Eye Variation Improvement Without Calibration in 65nm CMOS Technology, IEEE CAS SOCIETY KOREAN WORKSHOP ON CIRCUITS AND SYSTEMS, , 0, - (2017)
A 00047mm2 Highly Synthesizable TDC and DCOless FractionalNPLL with a Seamless Lock Range off RER to 1GHz, IEEE International SolidState Circuits Conference (ISSCC), , 0, - (2017)
A Quadrature Relaxation Oscillator with a ProcessInduced FrequencyError Compensation Loop, IEEE International SolidState Circuits Conference (ISSCC), , 0, - (2017)
A 93nW AllinOne Bandgap Voltage and Current Reference Circuit, IEEE International SolidState Circuits Conference (ISSCC), , 0, - (2017)
A TimeBased Receiver with 2tap DFE for a 12Gbspin SingleEndedTransceiver of Mobile DRAM Interface in 08V 65nm CMOS, IEEE International SolidState Circuits Conference (ISSCC), , 0, 400-402 (2017)
Read Margin Analysis in an ReRAM Crossbar Array, , , 0, - (2016)
Hierarchical Design Automation for Electronics, EDA SUMMER WORKSHOP, , 0, - (2015)
An EnergyEfficient Equalized Transceiver for RCdominant Channels, POSTECHNTU SILICON INTERPOSER WORKSHOP, , 0, - (2015)
DFEIIR Equalization, POSTECHNTU SILICON INTERPOSER WORKSHOP, , 0, - (2015)
A CoefficientErrorRobust FFE TX with 230 EyeVariation Improvement Without Calibration in 65nm CMOS Technology, CMOS EMERGING TECHNOLOGY RESEARCH, , 0, - (2014)
수신 단 TIA 터미네이션 기법의 단일 신호선 듀오바이너리 송수신 단 회로, , , 0, - (2014)
LCD VCOM Noise 주파수 (n05) 배의 주파수를 인가 신호 주파수로 이용하는 다중 정전용량 터치 센서, , , 0, - (2014)
오픈루프 시간차이 증폭기를 이용한 고해상도 TimetoDigital Converter, , , 0, - (2014)
USB 20 highspeed PHY interface를 위한 전송선의 Verilog modeling, , , 0, - (2014)
CMOS 이미지 센서 인터페이스용 Gbs SerDes, , , 0, - (2014)
An Experimental Verification of A Scaled RCdominant Interconnect Line Model of Highspeed Wireline, , , 0, - (2014)
A SingleStage 40dBLinear DigitallyControlled Variable Gain Amplifier for Ultrasound Analog Front End, , , 0, - (2014)
A Winner-Take-All Neuromorphic IC in 65nm CMOS, ., 0, 0, - (2014)
Verilog Synthesis of USB 20 Fullspeed Device PHY IP, , , 0, - (2013)
A Power Reduction of 37 in a Differential Serial Link Transceiver by Increasing the Termination Resistance, , , 0, - (2013)
Revisiting HighSpeed Interconnect Channel Modeling, , , 0, - (2013)
Design Automation Techniques for HighSpeed Interconnects, , , 0, - (2013)
High slewrate 12V ClassAB OTA, , , 0, - (2013)
A Neuromorphic IC with Spike-Timing-Dependent-Plasticity, ., 0, 0, - (2013)
A WinnerTakeAll Neuromorphic IC in 65nm CMOS, , , 0, - (2013)
A spread Spectrum Clock Generator Using PhaseFrequency Boosting with a Peak Power Reduction 146dB RMS Jitter 145ps and Power 48mWGHz for USB 30, , , 0, - (2012)
실리콘 인터포저 인터커넥트 연구동향, , , 0, - (2012)
NCO용 Pulse Width Modulator 회로, , , 0, - (2012)
Future StateoftheArt Electrical Interconnect, , , 0, - (2010)
Energy Efficient Wireline Communication Over RCdominant Channels, , , 0, - (2009)